intel-hard/intel-hard-graphics
2
0 Fork 0
mirror of https://github.com/elwrcl/intel-hard-graphics.git synced 2026-10-31 19:08:03 +03:00
Code Issues Packages Projects Releases Wiki Activity

hasvk: We can use ARYSPC_LOD0 for layered DPB.

Browse Source
This commit is contained in:
dancingmirrors authored and elwrcl committed 2026-07-21 22:25:28 +03:00
1 parent 49447ce96e
commit 409568b8d4
4 files changed
+22 -19
Download Patch File Download Diff File Expand all files Collapse all files

No files matched your search

src/intel/isl/isl.c
+10 -3
View File
@@ -2359,7 +2359,10 @@ isl_calc_array_pitch_el_rows_gfx4_2d(
* image size to accomodate that pitch.
*/
if (info->array_pitch_B) {
assert(ISL_GFX_VER(dev) >= 8);
/* GFX 7 can use ARYSPC_LOD0 for video decode. */
assert(ISL_GFX_VER(dev) >= 8 ||
(ISL_GFX_VER(dev) >= 7 &&
(info->usage & ISL_SURF_USAGE_VIDEO_DECODE_BIT)));
uint32_t tiled_aligned_row_pitch_B =
align((fmtl->bpb / 8) * phys_slice0_sa->w, tile_info->phys_extent_B.width);
assert(info->array_pitch_B % tiled_aligned_row_pitch_B == 0);
@@ -3781,8 +3784,12 @@ isl_surf_init_interleaved_arrays(const struct isl_device *dev,
uint32_t *surfs_offsets,
const struct isl_surf_init_info *infos)
{
/* Adjusting the array pitch is only supported on GFX 8+ */
assert(ISL_GFX_VER(dev) >= 8);
/* Adjusting the array pitch is only supported on GFX 8+.
* However, GFX 7 can use ARYSPC_LOD0 here for layered DPB.
*/
assert(ISL_GFX_VER(dev) >= 8 ||
(ISL_GFX_VER(dev) >= 7 && total_surf > 0 &&
(infos[0].usage & ISL_SURF_USAGE_VIDEO_DECODE_BIT)));
assert(total_surf <= ISL_SURF_MAX_INTERLEAVED_ARRAYS);
/* Do a first pass to gather uninterleave surface layouts */