intel-hard/intel-hard-graphics
2
0 Fork 0
mirror of https://github.com/elwrcl/intel-hard-graphics.git synced 2026-11-01 03:18:02 +03:00
Code Issues Packages Projects Releases Wiki Activity

bunch of wip gfx75 fixes

Browse Source 
[dancingmirrors: Adapt for the current genxml format.]
This commit is contained in:
Dave Airlie authored and elwrcl committed 2026-07-21 22:08:57 +03:00
1 parent 67635d1925
commit 5d68b51dca
2 files changed
+27 -6
Download Patch File Download Diff File Expand all files Collapse all files

No files matched your search

src/intel/genxml/gen75.xml
+8 -3
View File
@@ -1507,10 +1507,15 @@
<field name="Media Command Opcode" dword="0" bits="26:24" type="uint" default="1" />
<field name="Pipeline" dword="0" bits="28:27" type="uint" default="2" />
<field name="Command Type" dword="0" bits="31:29" type="uint" default="3" />
<group count="16" dword="1" size="64">
<field name="Direct MV Buffer - Address" dword="0" bits="63:0" type="address" />
<field name="Direct MV Buffer - MOCS" dword="1" bits="3:0" type="uint" nonzero="true"/>
<field name="Direct MV Buffer - Arbitration Priority Control" dword="1" bits="5:4" type="uint"/>
<field name="Direct MV Buffer 0 - Address" dword="1" bits="31:6" type="address"/>
<group count="15" dword="2" size="64">
<field name="Direct MV Buffer - Address 1" dword="0" bits="31:6" type="address" />
</group>
<field name="Direct MV Buffer (Write) - Address" dword="34" bits="63:0" type="address" />
<field name="Direct MV Buffer Write - MOCS" dword="34" bits="2:0" type="uint" nonzero="true"/>
<field name="Direct MV Buffer Write - Arbitration Priority Control" dword="34" bits="4:3" type="uint"/>
<field name="Direct MV Buffer (Write) - Address" dword="34" bits="31:5" type="address" />
<group count="34" dword="37" size="32">
<field name="POC List" dword="0" bits="31:0" type="uint" />
</group>